SystemVerilog language consists of three very specific areas of constructs -- design, assertions and testbench. Assertions provide a better way to do verification proactively. Traditionally, engineers are used to writing verilog test benches that help simulate their design.
eBay