Supports HCSL compatible swing. clock input (CLKIN). Very low power consumption. cost-sensitive applications.Based on a PLL/VCXO + high resolution MultiSynth fractional divider architecture, the Si5351 can generate any frequency up to 160 MHz on each of its outputs with 0 ppm error.
eBay